

# 8GB, 3.3 V, e.MMC Flash

## Features

### e.MMC 5.1 Specification Compatible

- Backward compatible with previous e.MMC specifications

### Operating Voltage

- V<sub>CCQ</sub>: 1.7V 1.95V or 2.7V 3.6V
- V<sub>CC</sub>: 2.7V 3.6V
- Density: 4 / 8 / 16 GB of Data Storage
- Data Bus Width:
  - SDR Mode: 1 bit, 4 bit, 8 bit
  - DDR Mode: 4 bit, 8 bit
  - HS200 Mode: 4 bit, 8 bit
  - HS400 Mode: 8 bit

## **Key Supported Features**

- HS400, HS200
- Boot Feature/ Boot Partition
- Partitioning, RPMB, RPMB Throughput Improve
- HPI, BKOPS, BKOP Operation Control
- Sanitize, Discard, Trim, Erase
- Lock/Unlock
- High Priority Interrupt
- Secure Removal Type
- Configurable Drive Strength
- Write protect, Secure Write Protection

- Clock Frequency: 52 MHz, 200 MHz
  - SDR Mode: up to 52 MHz
  - DDR Mode: up to 52 MHz
  - HS200 Mode: up to 200 MHz
  - HS400 Mode: up to 200 MHz

### BGA Packages

- 153-ball VFBGA - 11.5 mm x 13 mm x 0.8 mm

### Operating Temperature Range

- Industrial (-40°C to + 85°C)
- Industrial Extended (-40°C to + 105°C)
- Automotive (-40°C to + 85°C)
- Automotive Extended (-40°C to + 105°C)
- Cache, Cache Barrier, Cache Flushing Report
- Reliable Write
- Hardware/ Software Reset
- Health Monitoring
- Field Firmware Update
- PON, Sleep/Awake
- Packed CMD, CMD Queuing
- Data Strobe Pin, Enhanced Data Strobe
- Production State Awareness



## Performance and Power Consumption (Temperature = 25°C)

### Table 1 MLC Partition Sequential Performance

Condition <sup>[1]</sup>	Typ. Values (MB/s)
	8GB
Write	66
Read	277

Note:

1. Bus in x8 I/O, HS400 mode. Sequential Access of 1MB chunk

### Table 2 MLC Partition Random Performance

	Typ. Values (IOPS)			
Condition <sup>[2]</sup>	8GB			
	Burst	Sustained		
Write (Cache On)	18042	17060		
Write (Cache Off)	2286	2235		
Read	N/A 6254			

Note:

2: Bus in x8 I/O, HS400 mode. Random Access of 4KB chunk over 1GB span

### Table 3 Power Consumption

	eMMC			RMS		Idle		Sleep	
Density	Speed	VCC/VCCQ	Operation	ICC(mA)	ICCQ(mA)	ICC(uA)	ICCQ(uA)	ICC(uA)	ICCQ(uA)
	SDR52	3.6/1.95	Read	35	104		200	100	
	301132	5.0/1.55	Write	41	85				
	DDR52	3.6/1.95	Read	52	129				180
	DDNJZ	5.0/1.95	Write	55	86	110			
	SDR52 3.	3.6/3.6	Read	35	125				
8GB		5.0/5.0	Write	40	87				
000	DDR52	DR52 3.6/3.6	Read	53	175				
	DDR32 5.0/5.0	Write	55	88					
	HS200	00 3.6/1.95	Read	93	133				
	п3200		Write	66	99				
	HS400	3.6/1.95	Read	127	163				
	13400	3.0/1.93	Write	67	98				



## S40FC008

## **Table of Contents**

Features			
Key	Supported Features	1	
Perfo	ormance and Power Consumption	2	
1.	General Description	4	
2.	SkyHigh Product Offering	4	
3.	Package Configurations	5	
4.	Architecture	7	
<b>5.</b> 5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8 5.9 5.10 5.11	Key Supported e.MMC Features Boot Operation Partition Management. Sleep (CMD5) High Priority Interrupt (HPI) Background Operations Auto Background Operations. Trim Sanitize Hardware Reset Health Monitoring. Field Firmware Update.	7 8 9 9 9 9 9 9 9 9 10	
<b>6.</b> 6.1 6.2 6.3 6.4 6.5	Register Values OCR Register CID Register Product Table CSD Register Extended CSD Register (EXT_CSD)		
<b>7.</b> 7.1 7.2 7.3 7.4 7.5	AC Parameter Bus Timing High Speed Timing Backward Compatible Timing DDR Interface Timing Timing Specifications for HS200 Mode HS200 Clock Timing 21	19 20 21 21	
7.6	HS200 Input Timing 22 HS200 Output Timing 23 Bus Timing Specification in HS400 Mode HS400 Device Input Timing 23 HS400 Device Output Timing 24 HS400 Device Command Output Timing 27	24	
7.7 7.8 7.9 7.10	Signal Levels Open-Drain Mode Bus Signal Level Push-Pull Mode Bus Signal Level — High Voltage e.MMC Push-Pull Bus Signal Level — Dual Voltage e.MMC	29	
<b>8.</b> 8.1 8.2	DC Parameter Supply Voltage Bus Operating Condition		
9.	Ordering Information	31	
	Physical Diagram VFBGA 153 — Package Dimensions 11.5 x 13 x 0.8 mm VFBGA 153 — Package Dimensions 11.5 x 13 x 1.0 mm	32	

11.	<b>Document History</b>	Page	34
-----	-------------------------	------	----



## 1. General Description

SkyHigh e.MMC is a managed NAND memory solution designed for embedded applications. SkyHigh e.MMC includes a flash controller and a standard MLC NAND flash memory, and is compatible with the JEDEC JESD84-B51 with backwards compatibility to previous e.MMC specifications.

Designed for faster throughput and large data transfer, SkyHigh e.MMC offers high performance, great reliability, and minimal latency. In addition to higher performance, SkyHigh's e.MMC offers optimum power management features resulting in reduced power consumption, making it an ideal solution for mobile applications.

In addition, highly optimized SkyHigh firmware fully utilizes the MLC NAND capabilities leveraging wear-leveling, defect management, garbage collection, and ECC to enhance product life.

The SkyHigh e.MMC product family offers a vast array of the JEDEC e.MMC features including HS200, HS400, high priority interrupt

(HPI), boot partitions, RPMB partitions, background operations, hardware reset, and power off notification.

Combined with an advanced e.MMC feature set and SkyHigh's commitment to quality, SkyHigh e.MMC is ideal for industrial applications as well as set top boxes, gaming consoles, and consumer electronic devices.

## 2. SkyHigh Product Offering


The SkyHigh e.MMC product offering includes: 4/8/16 GB in 153-FBGA (11.5 mm x 13 mm) packages.

- 8 GB: S40FC008
  - 153 VFBGA (11.5 x 13 x 0.8, 0.5 mm ball pitch)



## 3. Package Configurations

Figure 3.1 FBGA 153 (Top View, Balls Down)





## S40FC008


### Table 3.1 Pin Description


Pin Name	Туре	Description
DAT0 - DAT7	I/O	Bidirectional data channels used for data transfers.
CMD	I/O	Bidirectional command channel used for device initialization and command transfers.
CLK	Input	Clock input.
RST_N	Input	Hardware reset.
VCC	Power	Supply voltage for the flash memory.
VCCQ	Power	Supply voltage for the memory controller and MMC interface.
VDDI	Power	Internal power node. Connect capacitor to ground.
VSS	Power	Ground pin for the flash memory.
VSSQ	Power	Ground pin for the memory controller and MMC interface.
DS	Output	Data strobe.
NC	_	Not connected.
RFU		Reserved for future use. Do not connect.



## 4. Architecture

SkyHigh e.MMC is an embedded non-volatile storage solution with a MultiMediaCard (MMC) interface, a high performance memory controller, and state of the art flash memory all supported by SkyHigh optimized flash management software. Based on the JEDEC industry-standard MMC System Specification v5.1, the SkyHigh e.MMC product family is offered in standard JEDEC BGA packages. Figure 4.1 represents the basic block diagram of the SkyHigh e.MMC.






## 5. Key Supported e.MMC Features

SkyHigh e.MMC supports the JEDEC JESD84-B51 specification.

## 5.1 Boot Operation


SkyHigh e.MMC supports boot mode as well as alternate boot mode. Boot operations can be performed at high speed and dual data rate timings.







#### 



Note:

1. CMD0 with argument 0xFFFFFFA.

## 5.2 Partition Management


e.MMC specifications allow for the device to have the following partitions: a User Data Area for general purpose storage, two boot partitions for storing boot images, and the Replay Protected Memory Block (RPMB) for data management in a replay protected and authenticated manner.


The SkyHigh e.MMC device can be configured as below:

- Factory configuration supplies two boot partitions size of 4 MB each and one RPMB partition size of 4 MB. These partitions are configured in Enhanced (SLC) mode for higher reliability.
- The host can create up to four General Purpose Partitions within the User Data Area. These partitions can be configured in Enhanced (SLC) mode or Default (MLC) mode. The host will also need to configure the size of each partition. These attributes can be programmed by the host only once in the device life-cycle (one-time programmable).
- In addition to the General Purpose Partitions the host can also configure a segment of the User Data Area to be accessed in Enhanced (SLC) mode. The host will need to specify the starting location and size. These attributes can be programmed by the host only once in the device life-cycle (one-time programmable).

#### Table 5.1 Partition Type

Part	NAND Mode		
Boot A	Boot Area 1		
Boot A	Boot Area 2		
RPME	RPMB Area		
	General Purpose Partition	MLC or SLC Mode	
User Data Area	Enhanced	SLC Mode	
	Default	MLC Mode	







## 5.3 Sleep (CMD5)

Sleep/Awake (CMD5) is used to switch the device between Sleep and Standby mode. During the Sleep state, V<sub>CC</sub> can be switched off for maximum power savings. While a device is in Sleep mode it can only respond to the Reset (CMD0) and Sleep/Awake (CMD5) commands.

## 5.4 High Priority Interrupt (HPI)

High Priority Interrupt (HPI) is intended to suspend an ongoing operation while allowing for a high priority read operation to be performed.

### 5.5 Background Operations

e.MMC devices are equipped with a Background Operations feature. When enabled, BackgroundOperations allow the e.MMC device to perform a number of routine data maintenance operations such as wear leveling, garbage collection, erase, and compaction while the host CPU is not being serviced.

## 5.6 Auto Background Operations

Auto Background Operations is a feature that allows the e.MMC device to fully manage background operations without any requirements from the Host. The e.MMC device will check if background operations are required at specified intervals and initiate background operations if needed. This frees the host from having to develop software to manage these maintenance tasks and ensure that the e.MMC device is operating at the optimum performance levels. Issuing any command while auto background operations are occurring will stop the current background operation activities. There will be a maximum latency of 40 ms if auto background operations are interrupted by any read or write command from the host.

## 5.7 Trim

Similar to the Erase operation, the Trim function performs a targeted erase on specific write blocks. Data that is no longer needed, designated by the host, will be erased during background erase events.

### 5.8 Sanitize

Sanitize is intended for applications with high security requirements that can afford the performance impact. This command is used in conjunction with standard Erase or Trim operations and requires the device to physically remove data from the unmapped user address space. The busy line will be asserted once the Sanitize operations begin and will remain busy until the operation has been completed or interrupted.

## 5.9 Hardware Reset

Used by the host to reset the device, hardware reset moves the device into a pre-idle state and disables the power-on period write protection on blocks that were set at power-on as write protected.



## 5.10 Health Monitoring

Health Monitoring is a proprietary feature of the SkyHigh e.MMC product that provides useful information about the life span of the NAND flash component. The host can query for the device's health by using the CMD60 command to get information such as the number of bad blocks and the number of erase cycles for each block. EXT\_CSD registers [269:254] also contain valuable device health information. A separate application note is available with the full details of the CMD60 command and EXT\_CSD registers [269:254]. A non-disclosure agreement (NDA) is required to view this application note. Contact your nearest SkyHigh sales office for more information.

## 5.11 Field Firmware Update

Field Firmware Update is a feature that allows the host to upload a new version of the firmware to the e.MMC. This can be done by setting the device into FFU mode and performing writes with the arguments defined in the FFU\_ARG register. A separate application note is available with the full details of this feature. A non-disclosure agreement (NDA) is required to view this application note. Contact your nearest SkyHigh sales office for more information.

## 6. Register Values

### 6.1 OCR Register

Operation Conditions Register (OCR) stores the e.MMC voltage profile. In addition, it contains the status bit (31) which is set when the device power up has been completed.

### Table 6.1 OCR Register

Field Description	OCR Slice	Value
Reserved	[6:0]	00 0000b
V <sub>CCQ</sub> : 1.7 - 1.95 range	[7]	Dual Voltage: 1b
V <sub>CCQ</sub> : 2.0 - 2.6 range	[14:8]	000 000b
V <sub>CCQ</sub> : 2.7 - 3.6 range	[23:15]	1 1111 1111b
Reserved	[28:24]	0 0000b
Access Mode	[30:29]	Sector Mode: 10b
e.MMC power up status bit (busy) (1)	[31]	_

Notes:

2. The voltage for internal flash memory (V<sub>CC</sub>) should be 2.7V - 3.6V regardless of OCR Register value.

<sup>1.</sup> Bit 31 is set to LOW if device is not finished with the power up routine.



### 6.2 CID Register

The Card Identification Register (CID) contains the card identification information used during the card identification phase.

#### Table 6.2 CID Register

Field Name	Field ID	Width	CID slice	CID Value	
Manufacturer ID	MID	8	[127:120]	01h	
Card BGA	CBX	2	[113:112]	01b	
OEM/Application ID	OID	8	[111:104]	00h	
Product Name	PNM	48	[103:56]	See product table	
Product Revision	PRV	8	[55:48]	(Note3)	
Product Serial Number	PSN	32	[47:16]	32-bit unsigned binary integer assigned at random	
Manufacturing Date	MDT	8	[15:8]	(Note 1)	
CRC7 Checksum	CRC	7	[7:1]	(Note 2)	
Not Used	—	1	[0]	Always 1	

#### Notes:

1. Descriptions follow JEDEC e.MMC Standard Specifications.

2. The CRC7 checksum (7 bits). This is the checksum of the CID contents

computed according to 0.

3. Product Revision is a combination of Controller and Firmware Revisions.

## 6.3 Product Table

#### Table 6.3 Product Table

SkyHigh Part Number	Density	Product Name in CID Register (PNM)
S40FC008	8 GB	"S40008" – 533430303038h



### 6.4 Card Specific Data Register

Card Specific Data (CSD) Register contains the e.MMC access information. It includes data format, error correction, transfer speeds, and access times. It also includes information as to whether the DSR register can be accessed.

#### Table 6. CSD Register

Field Name	Field ID	Size (Bits)	Cell Type	CSD Slice	CSD Value
CSD Structure	CSD_STRUCTURE	2	R	[127:126]	3h
System Specification Version	SPEC_VERS	4	R	[125:122]	4h
Reserved <sup>[1]</sup>	—	2	R	[121:120]	
Data Read Access Time 1	TAAC	8	R	[119:112]	27h
Data Read Access Time 2 in CLK cycles (NSAC*100)	NSAC	8	R	[111:104]	01h
Maximum Bus Clock Frequency	TRAN_SPEED	8	R	[103:96]	32h
Device Command Classes	CCC	12	R	[95:84]	0F5h
Maximum Read Block Length	READ_BL_LEN	4	R	[83:80]	9h
Partial Blocks For Read Allowed	READ_BL_PARTIAL	1	R	[79:79]	0h
Write Block Misalignment	WRITE_BLK_MISALIGN	1	R	[78:78]	0h
Read Block Misalignment	READ_BLK_MISALIGN	1	R	[77:77]	0h
DSR Implemented	DSR_IMP	1	R	[76:76]	0h
Reserved <sup>[1]</sup>	—	2	R	[75:74]	
Device Size	*C_SIZE	12	R	[73:62]	FFFh
Maximum Read Current at V <sub>DD</sub> min	VDD_R_CURR_MIN	3	R	[61:59]	7h
Maximum Read Current at V <sub>DD</sub> max	VDD_R_CURR_MAX	3	R	[58:56]	7h
Maximum Write Current at V <sub>DD</sub> min	VDD_W_CURR_MIN	3	R	[55:53]	7h
Maximum Write Current at V <sub>DD</sub> max	VDD_W_CURR_MAX	3	R	[52:50]	7h
Device Size Multiplier	C_SIZE_MULT	3	R	[49:47]	7h
Erase Group Size	ERASE_GRP_SIZE	5	R	[46:42]	1Fh
Erase Group Size Multiplier	ERASE_GRP_MULT	5	R	[41:37]	1Fh
Write Protect Group Size	WP_GRP_SIZE	5	R	[36:32]	0Fh
Write Protect Group Enable	WP_GRP_ENABLE	1	R	[31:31]	1h
Manufacturer Default	DEFAULT_ECC	2	R	[30:29]	0h
Write Speed Factor	R2W_FACTOR	3	R	[28:26]	2h
Maximum Write Data Block Length	WRITE_BL_LEN	4	R	[25:22]	9h
Partial Blocks For Write Allowed	WRITE_BL_PARTIAL	1	R	[21:21]	0h
Reserved <sup>[1]</sup>	—	4	R	[20:17]	_
Content Protection Application	CONTENT_PROT_APP	1	R	[16:16]	0h
File Format Group	FILE_FORMAT_GRP	1	R/W	[15:15]	0h
Copy Flag (OTP)	COPY	1	R/W	[14:14]	1h
Permanent Write Protection	PERM_WRITE_PROTECT	1	R/W	[13:13]	0h

#### Notes

1. Reserved bits should be read at '0'.

2.R = Read only. R/W = One time programmable and readable. R/W/E = Multiple writable with value kept after power failure, hardware reset assertion and any CMD0 reset and readable.

 $3.V_{DD}$  represents the total consumed current for V<sub>CC</sub> and V<sub>CCQ</sub>.



#### Table 6. CSD Register (Continued)

Field Name	Field ID	Size (Bits)	Cell Type	CSD Slice	CSD Value
Temporary Write Protection	TMP_WRITE_PROTECT	1	R/W/E	[12:12]	0h
File Format	FILE_FORMAT	2	R/W	[11:10]	0h
ECC Code	ECC	2	R/W/E	[9:8]	0h
Calculated CRC	CRC	7	R/W/E	[7:1]	NOTE 4
Not Used	—	1		[0]	Always 1

#### Notes

1. Reserved bits should be read at '0'.

R = Read only. R/W = One time programmable and readable. R/W/E = Multiple writable with value kept after power failure, hardware reset assertion and any CMD0 2. reset and readable.

3. V<sub>DD</sub> represents the total consumed current for V<sub>CC</sub> and V<sub>CCQ</sub>.

4. The CRC field carries the check sum for the CSD contents. It is computed according to 0. The checksum has to be recalculated by the host for any CSD modification. The default corresponds to the initial CSD contents.

#### 6.5 Extended CSD Register (EXT\_CSD)

The Extended CSD Register defines the e.MMC selected modes and properties. It is 512 bytes long. The most significant 320 bytes, also know as Properties segment, define the e.MMC capabilities and cannot be modified by the host. The remaining 192 bytes define e.MMC operating modes and can be modified by the host via a Switch command.

Field Name	Field ID	Size (Bytes)	Cell Type	EXT_CSD Slice	Value
Reserved <sup>[5]</sup>	—	6	_	[511:506]	—
Extended Security Commands Error	EXT_SECURITY_ERR	1	R	[505]	00h
Supported Command Sets	S_CMD_SET	1	R	[504]	01h
HPI Features	HPI_FEATURES	1	R	[503]	01h
Background Operations Support	BKOPS_SUPPORT	1	R	[502]	01h
Max Packed Read Commands	MAX_PACKED_READS	1	R	[501]	20h
Max Packed Write Commands	MAX_PACKED_WRITES	1	R	[500]	20h
Data Tag Support	DATA_TAG_SUPPORT	1	R	[499]	01h
Tag Unit Size	TAG_UNIT_SIZE	1	R	[498]	00h
Tag Resources Size	TAG_RES_SIZE	1	R	[497]	00h
Context Management Capabilities	CONTEXT_CAPABILITIES	1	R	[496]	78h
Large Unit Size	LARGE_UNIT_SIZE_M1	1	R	[495]	01h
Extended Partitions Attribute Support	EXT_SUPPORT	1	R	[494]	03h
Supported Modes	SUPPORTED_MODES	1	R	[493]	01h
FFU Features	FFU_FEATURES	1	R	[492]	00h
Operation Codes Timeout	OPERATION_CODE_TIMEOUT	1	R	[491]	17h

#### Table 7. Extended CSD Register (EXT\_CSD)

Notes

5. Reserved bits should be read at 0, unless otherwise specified.

Set to 0 after power on, hardware reset or software reset selecting backward compatibility interface timings. If the host changes the value to 1, the device will operate in high-speed mode and finally, if host changes the value to 2, HS200 interface timings will be used. 6.

7. Set to 0 after power up and can be changed via a Switch command.

8. R = Read only.

R/W = One time programmable and readable.

RW/E = Multiple writable with value kept after power failure, hardware reset assertion and any CMD0 reset and readable. $<math>RW/C_P = W$ ritable after value cleared by power failure and hardware reset assertion (the value not cleared by CMD0 reset) and readable.  $RW/E_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable.$  $<math>W/E_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable.$  $<math>W/E_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and not readable.$ 

9. Value depends on state of the device.

10. Value depends on the firmware that the device is loaded with.



## S40FC008

### Table 7. Extended CSD Register (EXT\_CSD) (Continued)

Field Name	Field ID	Size (Bytes)	Cell Type	EXT_CSD Slice	Value
FFU Argument	FFU_ARG	4	R	[490:487]	FFFAFFF0h
Barrier support	BARRIER_SUPPORT	1	R	486	1h
Reserved <sup>[5]</sup>		181	_	[485:309]	_
CMD Queuing Support	CMDQ_ SUPPORT	1	R	308	1h
CMD Queuing Depth	CMDQ_ DEPTH	1	R	307	1Fh
Reserved <sup>[5]</sup>		1		306	_
Number of FW Sectors Correctly Programmed	NUMBER_OF_FW_SECTORS_ CORRECTLY_PROGRAMMED	4	R	[305:302]	0000h
	VENDOR_PROPRIETARY_HEALTH_ REPORT	32	R	[301:270]	N/A
Device Life Time Estimation Type B	DEVICE_LIFE_TIME_EST_TYP_B	1	R	[269]	01h
Device Life Time Estimation Type A	DEVICE_LIFE_TIME_EST_TYP_A	1	R	[268]	01h
Pre-EOL Information <sup>[9]</sup>	PRE_EOL_INFO	1	R	[267]	01h
Optimal Read Size	OPTIMAL_READ_SIZE	1	R	[266]	40h
Optimal Write Size	OPTIMAL_WRITE_SIZE	1	R	[265]	40h
Optimal Trim Unit Size	OPTIMAL_TRIM_UNIT_SIZE	1	R	[264]	07h
Device Version	DEVICE_VERSION	2	R	[263:262]	3805h
Firmware Version <sup>[10]</sup>	FIRMWARE_VERSION	8	R	[261:254]	_
Power class for 200MHz, DDR at VCC= 3.6V	PWR_CL_DDR_200_360	1	R	[253]	00h
Cache Size	CACHE_SIZE	4	R	[252:249]	0400h
Generic CMD6 Timeout	GENERIC_CMD6_TIME	1	R	[248]	05h
Power Off Notification (Long) Timeout	POWER_OFF_LONG_TIME	1	R	[247]	64h
Background Operations Status	BKOPS_STATUS	1	R	[246]	00h
Number Of Correctly Programmed Sectors	CORRECTLY_PRG_SECTORS_NU M	4	R	[245:242]	0000h
1st Initialization Time after Partitioning	INI_TIMEOUT_PA	1	R	[241]	0Ah
Cache Flushing Policy	CACHE_FLUSH_POLICY	1	R	[240]	01h
Power Class for 52 MHz, DDR at 3.6 V		1	R	[239]	00h
Power Class for 52 MHz, DDR at 1.95 V	PWR_CL_DDR_52_195	1	R	[238]	00h
Power Class for 200 MHz at 1.95 V	PWR_CL_200_195	1	R	[237]	00h
Power Class for 200 MHz at 1.30 V $$	PWR_CL_200_130	1	R	[236]	00h
Minimum Write Performance for 8-bit at 52 MHz in DDR mode	MIN_PERF_DDR_W_8_52	1	R	[235]	00h
Minimum Read Performance for 8-bit at 52 MHz in DDR mode	MIN_PERF_DDR_R_8_52	1	R	[234]	00h
Reserved <sup>[5]</sup>		1		[233]	—

Notes

5. Reserved bits should be read at 0, unless otherwise specified.

Set to 0 after power on, hardware reset or software reset selecting backward compatibility interface timings. If the host changes the value to 1, the device will operate in high-speed mode and finally, if host changes the value to 2, HS200 interface timings will be used. 6.

Set to 0 after power up and can be changed via a Switch command. 7.

8.

R = Read only. R/W = One time programmable and readable. R/W/E = Multiple writable after value cleared by power failure, hardware reset assertion and any CMD0 reset and readable. R/W/C\_P = Writable after value cleared by power failure and hardware reset assertion (the value not cleared by CMD0 reset) and readable. R/W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable. R/W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable. W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable. W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and not readable.

9. Value depends on state of the device.

10. Value depends on the firmware that the device is loaded with. ExtCSD[254] = PRV value in CID register Others are zero

11. This Fields reserved for vendor proprietary health report.



## S40FC008

#### Table 7. Extended CSD Register (EXT\_CSD) (Continued)

Field Name	Field ID	Size (Bytes)	Cell Type	EXT_CSD Slice	Value
Trim Multiplier	TRIM_MULT	1	R	[232]	02h
Secure Feature Support	SEC_FEATURE_SUPPORT	1	R	[231]	55h
Secure Erase Multiplier	SEC_ERASE_MULT	1	R	[230]	19h
Secure TRIM Multiplier	SEC_TRIM_MULT	1	R	[229]	0Ah
Boot Information	BOOT_INFO	1	R	[228]	07h
Reserved <sup>[5]</sup>	_	1	_	[227]	—
Boot Partition Size	BOOT_SIZE_MULTI	1	R	[226]	20h
Access Size	ACC_SIZE	1	R	[225]	06h
High Capacity Erase Unit Size	HC_ERASE_GRP_SIZE	1	R	[224]	01h
High Capacity Erase Time Out	ERASE_TIMEOUT_MULT	1	R	[223]	02h
Reliable Write Sector Count	REL_WR_SEC_C	1	R	[222]	01h
High Capacity Write Protect Group Size	HC_WP_GRP_SIZE	1	R	[221]	10h
Sleep Current [V <sub>CC</sub> ]	S_C_VCC	1	R	[220]	07h
Sleep Current [V <sub>CCQ</sub> ]	S_C_VCCQ	1	R	[219]	07h
Production State Awareness Timeout	PRODUCTION_STATE_AWARENES S_TIMEOUT	1	R	[218]	17h
Sleep/awake Time Out	S_A_TIMEOUT	1	R	[217]	12h
Sleep Notification Timeout	SLLEP_NOTIFICATION_TIME	1	R	[216]	0Ch
Sector Count	SEC_COUNT	4	R	[215:212]	00E90000h
Secure Write Protect Information	SECURE_WP_INFO	1	R	[211]	01h
Minimum Write Performance for 8-bit at 52 MHz	MIN_PERF_W_8_52	1	R	[210]	0h
Minimum Read Performance for 8-bit at 52 MHz	MIN_PERF_R_8_52	1	R	[209]	0h
Minimum Write Performance for 4-bit at 52 MHz or 8-bit at 26 MHz	MIN_PERF_W_8_26_4_52	1	R	[208]	0h
Minimum Read Performance for 4-bit at 52 MHz or 8-bit at 26 MHz	MIN_PERF_R_8_26_4_52	1	R	[207]	0h
Minimum Write Performance for 4-bit at 26 MHz	MIN_PERF_W_4_26	1	R	[206]	0h

#### Notes

5. Reserved bits should be read at 0, unless otherwise specified.

Set to 0 after power on, hardware reset or software reset selecting backward compatibility interface timings. If the host changes the value to 1, the device will operate in high-speed mode and finally, if host changes the value to 2, HS200 interface timings will be used. 6.

7. 8.

R = Read only. RW/C\_P = Writible after value reset after power failure, hardware reset assertion and any CMD0 reset and readable. RW/C\_P = Multiple writable with value cleared by power failure, hardware reset assertion (the value not cleared by CMD0 reset) and readable. RW/C\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable. RW/C\_P = Multiple writable with value cleared by power failure, hardware reset assertion and any CMD0 reset and readable. RW/C\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable. W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable. W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable.

9. Value depends on state of the device.

10. Value depends on the firmware that the device is loaded with.



## S40FC008

#### Table 7. Extended CSD Register (EXT\_CSD) (Continued)

Field Name	Field ID Si (By		Cell Type	EXT_CSD Slice	Value
Minimum Read Performance for 4-bit at 26 MHz	MIN_PERF_R_4_26	1	R	[205]	0h
Reserved <sup>[5]</sup>	-	1	—	[204]	—
Power Class for 26 MHz at 3.6 V	PWR_CL_26_360	1	R	[203]	0h
Power Class for 52 MHz at 3.6 V	PWR_CL_52_360	1	R	[202]	0h
Power Class for 26 MHz at 1.95 V	PWR_CL_26_195	1	R	[201]	0h
Power Class for 52 MHz at 1.95 V	PWR_CL_52_195	1	R	[200]	0h
Partition Switching Timing	PARTITION_SWITCH_TIME	1	R	[199]	04h
Out-of-Interrupt Busy Timing	OUT_OF_INTERRUPT_TIME	1	R	[198]	0Ah
I/O Driver Strength	DRIVER_STRENGTH	1	R	[197]	1Fh
Device Type	CARD_TYPE	1	R	[196]	57h
Reserved <sup>[5]</sup>	—	1	—	[195]	_
CSD Structure Version	CSD_STRUCTURE	1	R	[194]	2h
Reserved <sup>[5]</sup>	—	1	_	[193]	—
Extended CSD Revision	EXT_CSD_REV	1	R	[192]	8h
Command Set	CMD_SET	1	R/W/E_P	[191]	0h
Reserved <sup>[5]</sup>		1	_	[190]	_
Command Set Revision	CMD_SET_REV	1	R	[189]	0h
Reserved <sup>[5]</sup>	—	1	_	[188]	—
Power Class	POWER_CLASS	1	R/W/E_P	[187]	0h
Reserved <sup>[5]</sup>	—	1	_	[186]	_
High Speed Interface Timing <sup>[6]</sup>	HS_TIMING	1	R/W/E_P	[185]	0h
Strobe Support	STROBE_SUPPORT	1	R	[184]	1h
Bus Width Mode <sup>[7]</sup>	BUS_WIDTH	1	W/E_P	[183]	0h
Reserved <sup>[5]</sup>	—	1	_	[182]	—
Erased Memory Content	ERASED_MEM_CONT	1	R	[181]	0h
Reserved <sup>[5]</sup>	_	1	_	[180]	_
Partition Configuration	PARTITION_CONFIG	1	R/W/E, R/W/E_P	[179]	0h
Boot Config Protection	BOOT_CONFIG_PROT	1	R/W, R/W/C_P	[178]	0h
Boot Bus Conditions	BOOT_BUS_WIDTH	1	R/W/E	[177]	0h
Reserved <sup>[5]</sup>	_	1	_	[176]	_
High-Density Erase Group Definition	ERASE_GROUP_DEF	1	R/W/E_P	[175]	0h

#### Notes

Reserved bits should be read at 0, unless otherwise specified.
 Set to 0 after power on, hardware reset or software reset selecting backward compatibility interface timings. If the host changes the value to 1, the device will operate in high-speed mode and finally, if host changes the value to 2, HS200 interface timings will be used.

7. Set to 0 after power up and can be changed via a Switch command.

Set to 0 after power up and can be changed via a Switch command.
 R = Read only.
 R/W = One time programmable and readable.
 R/W/E = Multiple writable with value kept after power failure, hardware reset assertion and any CMD0 reset and readable.
 R/W/C\_P = Writable after value cleared by power failure and hardware reset assertion (the value not cleared by CMD0 reset) and readable.
 R/W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable.
 R/W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable.
 W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable.
 W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable.
 V/alue depends on state of the device.
 Value depends on the firmware that the device is loaded with.



## S40FC008

#### Table 7. Extended CSD Register (EXT\_CSD) (Continued)

Field Name	Field ID	Size (Bytes)	Cell Type	EXT_CSD Slice	Value
Boot Write Protection Status Register	BOOT_WP_STATUS	1	R	[174]	0h
Boot Area Write Protect Register	BOOT_WP	1	R/W, R/W/C_P	[173]	0h
Reserved <sup>[5]</sup>	_	1	—	[172]	—
User Area Write Protect Register	USER_WP	1	R/W, R/W/C_P, R/ W/E_P	[171]	0h
Reserved <sup>[5]</sup>	_	1	—	[170]	—
FW Configuration	FW_CONFIG	1	R/W	[169]	0h
RPMB Size	RPMB_SIZE_MULT	1	R	[168]	20h
Write Reliability Setting Register	WR_REL_SET	1	R/W	[167]	1Fh
Write Reliability Parameter Register	WR_REL_PARAM	1	R	[166]	15h
Start Sanitize Operation	SANITIZE_START	1	W/E_P	[165]	00h
Manually Start Background Opera- tions	BKOPS_START	1	W/E_P	[164]	00h
Enable Background Operations Handshake	BKOPS_EN	1	R/W	[163]	02h
Hardware Reset Function	RST_n_FUNCTION	1	R/W	[162]	00h
HPI Management	HPI_MGMT	1	R/W/E_P	[161]	00h
Partitioning Support	PARTITIONING_SUPPORT	1	R	[160]	07h
Max Enhanced Area Size	MAX_ENH_SIZE_MULT	3	R	[159:157]	0001D2h
Partitions Attribute	PARTITIONS_ATTRIBUTE	1	R/W	[156]	00h
Partitioning Setting	PARTITION_SETTING_COMPLETED	1	R/W	[155]	00h
General Purpose Partition Size	GP_SIZE_MULT	12	R/W	[154:143]	0000h
Enhanced User Data Area Size	ENH_SIZE_MULT	3	R/W	[142:140]	000h
Enhanced User Data Start Address	ENH_START_ADDR	4	R/W	[139:136]	0000h
Reserved <sup>[5]</sup>	_	1	—	[135]	—
Secure Bad Block Management	SEC_BAD_BLK_MGMNT	1	R/W	[134]	00h
Production State Awareness	PRODUCTION_STATE_AWARENES	1	R/W/E	[133]	00h
Package Case Temperature is Controlled	TCASE_SUPPORT	1	W/E_P	[132]	00h
Periodic Wakeup	PERIODIC_WAKEUP	1	R/W/E	[131]	00h
Program CID/CSD in DDR Mode Support	PROGRAM_CID_CSD_DDR_SUPPO RT	1	R	[130]	01h
Reserved <sup>[5]</sup>		2	—	[129:128]	

#### Notes

5. Reserved bits should be read at 0, unless otherwise specified.

Set to 0 after power on, hardware reset or software reset selecting backward compatibility interface timings. If the host changes the value to 1, the device will operate in high-speed mode and finally, if host changes the value to 2, HS200 interface timings will be used. 6.

7. Set to 0 after power up and can be changed via a Switch command.

7. Set to 0 after power up and can be changed via a Switch command.
 8. R = Read only. R/W = One time programmable and readable. R/W/E = Multiple writable with value kept after power failure, hardware reset assertion and any CMD0 reset and readable. R/W/C\_P = Writable after value cleared by power failure and hardware reset assertion (the value not cleared by CMD0 reset) and readable. R/W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable. W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable. W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and not readable.
 9. Value depends on state of the device.

10. Value depends on the firmware that the device is loaded with.



## S40FC008

#### Table 7. Extended CSD Register (EXT\_CSD) (Continued)

Field Name	Field ID	Size (Bytes)	Cell Type	EXT_CSD Slice	Value
Vendor Specific Fields <sup>[12]</sup>	VENDOR_SPECIFIC_FIELD	64	<vendor specific=""></vendor>	[127:64]	N/A
Native Sector Size	NATIVE_SECTOR_SIZE	1	R	[63]	1h
Sector Size Emulation	USE_NATIVE_SECTOR	1	R/W	[62]	0h
Sector Size	DATA_SECTOR_SIZE	1	R	[61]	0h
1st Initialization After Disabling Sector Size Emulation	INI_TIMEOUT_EMU	1	R	[60]	0Ah
Class 6 Command Control	CLASS_6_CTRL	1	R/W/E_P	[59]	0h
Number Of Address Group To Be Released	DYNCAP_NEEDED	1	R	[58]	0h
Exception Events Control	EXCEPTION_EVENTS_CTRL	2	R/W/E_P	[57:56]	00h
Exception Events Status	EXCEPTION_EVENTS_STATUS	2	R	[55:54]	00h
Extended Partitions Attribute	EXT_PARTITIONS_ATTRIBUTE	2	R/W	[53:52]	00h
Context Configuration	CONTEXT_CONF	15	R/W/E_P	[51:37]	0000h
Packed Command Status	PACKED_COMMAND_STATUS	1	R	[36]	0h
Packed Command Failure Index	PACKED_FAILURE_INDEX	1	R	[35]	0h
Power Off Notification	POWER_OFF_NOTIFICATION	1	R/W/E_P	[34]	0h
Control to Turn the Cache On/Off	CACHE_CTRL	1	R/W/E_P	[33]	0h
Flushing of the Cache	FLUSH_CACHE	1	W/E_P	[32]	0h
Control to turn the Barrier ON/OFF	BARRIEIR_CNTL	1	R/W	[31]	0h
Mode Config	MODE_CONFIG	1	R/W/E_P	[30]	0h
Mode Operation Codes	MODE_OPERATION_CODES	1	W/E_P	[29]	0h
Reserved <sup>[5]</sup>		2	—	[28:27]	—
FFU Status	FFU_STATUS	1	R	[26]	0h
Pre Loading Data Size	PRE_LOADING_DATA_SIZE	4	R/W/E_P	[25:22]	0000h
Max Pre Loading Data Size	MAX_PRE_LOADING_DATA_SIZE	4	R	[21:18]	0x00E90000
Production State Awareness Enablement	PRODUCT_STATE_AWARENESS_E NABLEMENT	1	R/W/E and R	[17]	01h
Secure Removal Type	SECURE_REMOVAL_TYPE	1	R/W & R	[16]	3Bh
Command Queue Mode Enable	CMDQ_MODE_EN	1	R/W/E_P	[15]	0h
Reserved <sup>[5]</sup>		15	_	[14:0]	—

#### Notes

Reserved bits should be read at 0, unless otherwise specified.
 Set to 0 after power on, hardware reset or software reset selecting backward compatibility interface timings. If the host changes the value to 1, the device will operate in high-speed mode and finally, if host changes the value to 2, HS200 interface timings will be used.


Set to 0 after power up and can be changed via a Switch command. 7.

Set to 0 after power up and can be changed via a Switch command.
 R = Read only. R/W = One time programmable and readable. R/W/E = Multiple writable with value kept after power failure, hardware reset assertion and any CMD0 reset and readable. R/W/C\_P = Writable after value cleared by power failure and hardware reset assertion (the value not cleared by CMD0 reset) and readable. R/W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable. R/W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and readable. W/E\_P = Multiple writable with value reset after power failure, hardware reset assertion and any CMD0 reset and not readable. 9. Value depends on state of the device. 10. Value depends on the firmware that the device is loaded with. 12. These fields are reserved for definition by the device manufacturer



## 7. AC Parameter

## 7.1 Bus Timing



### Note:

1. Data must always be sampled on the rising edge of the clock.



## 7.2 High Speed Timing

### Table 7.1 High Speed Timing

Parameter	Symbol	Min	Max	Unit	Remark
	Clo	ock CLK			
Clock Frequency Data Transfer Mode	f <sub>PP</sub>	0	52	MHz	CL ≤ 30 pF Tolerance: +100 kHz
Clock Frequency Identification Mode	f <sub>OD</sub>	0	400	kHz	Tolerance: +20 kHz
Clock Low Time	t <sub>WL</sub>	6.5		ns	$CL \leq 30 \ pF$
Clock High Time	t <sub>WH</sub>	6.5		ns	$CL \le 30 \text{ pF}$
Clock Rise Time	t <sub>TLH</sub>		3	ns	$CL \le 30 \text{ pF}$
Clock Fall Time	t <sub>THL</sub>		3	ns	$CL \leq 30 \ pF$
	Inputs CMD, DA	T (referenced to	CLK)		
Input Set-up Time	t <sub>ISU</sub>	3		ns	$CL \le 30 \text{ pF}$
Input Hold Time	t <sub>IH</sub>	3		ns	$CL \le 30 \text{ pF}$
	Outputs CMD, DA	AT (referenced to	CLK)		
Output Delay Time During Data Transfer Mode	t <sub>ODLY</sub>		13.7	ns	$CL \le 30 \text{ pF}$
Output Hold Time	t <sub>он</sub>	2.5			$CL \le 30 \text{ pF}$
Signal Rise Time	t <sub>RISE</sub>		3	ns	$CL \le 30 \text{ pF}$
Signal Fall Time	t <sub>FALL</sub>		3	ns	$CL \le 30 \text{ pF}$


## 7.3 Backward Compatible Timing

### Table 7.2 Backward Compatible Timing

Parameter	Symbol	Min	Max	Unit	Remark
	Cloc	k CLK			
Clock Frequency Data Transfer Mode	f <sub>PP</sub>	0	26	MHz	$CL \leq 30 \ pF$
Clock Frequency Identification Mode	f <sub>OD</sub>	0	400	kHz	
Clock Low Time	t <sub>WL</sub>	10		ns	$CL \le 30 \text{ pF}$
Clock High Time	t <sub>WH</sub>	10			
Clock Rise Time	t <sub>TLH</sub>		10	ns	$CL \le 30 \text{ pF}$
Clock Fall Time	t <sub>THL</sub>		10	ns	$CL \le 30 \text{ pF}$
	Inputs CMD, DAT	referenced to C	EK)		
Input Set-Up Time	t <sub>ISU</sub>	3		ns	$CL \le 30 \text{ pF}$
Input Hold Time	t <sub>IH</sub>	3		ns	$CL \le 30 \text{ pF}$
	Outputs CMD, DAT	(referenced to	CLK)		
Output Hold Time	t <sub>OH</sub>	8.3		ns	$CL \leq 30 \ pF$
Output Set-up Time	t <sub>OSU</sub>	11.7		ns	$CL \le 30 \text{ pF}$



## 7.4 DDR Interface Timing



#### Table 7.3 DDR Interface Timing


Parameter	Symbol	Min	Max.	Unit	Remark			
	Input CLK1							
Clock Duty Cycle		45	55	%	Includes jitter, phase noise			
Input DAT (referenced to CLK-DDR mode)								
Input Set-up Time	t <sub>ISUddr</sub>	2.5		ns	$CL \le 20 \text{ pF}$			
Input Hold Time	t <sub>IHddr</sub>	2.5		ns	$CL \le 20 \text{ pF}$			
	Output DAT (re	eferenced to CLK	(-DDR mode)					
Output Delay Time During Data Transfer	t <sub>ODLYddr</sub>	1.5	7	ns	$CL \le 20 \text{ pF}$			
Signal Rise Time (All Signals)	t <sub>RISE</sub>		2	ns	$CL \le 20 \text{ pF}$			
Signal Fall Time (All Signals)	t <sub>FALL</sub>		2	ns	$CL \le 20 \text{ pF}$			

## 7.5 Timing Specifications for HS200 Mode

### 7.5.1 HS200 Clock Timing

HS200 mode is available when V<sub>CCQ</sub> is 1.7V to 1.95V, and the clock timing should conform with the timing diagram shown in Figure 7.3. CLK input timings need to meet the clock timing across the entire range of operating environment. CLK timings must be measured while CMD and DAT signals are either high or low. HS200 supports clock frequencies of up to 200 MHz.





Notes:

1.  $V_{IH}$  denotes  $V_{IH(min.)}$ , and  $V_{IL}$  denotes  $V_{IL(max.)}$ .


2.  $V_T = 0.975V$ , Clock Threshold ( $V_{CCQ} = 1.8V$ ); indicates reference points for timing measurements.

#### Table 7.4 HS200 Clock Signal Timing

Symbol	Min.	Max.	Unit	Remark
t <sub>PERIOD</sub>	5	—	ns	200 MHz (max.) between rising edges.
t <sub>TLH</sub> , t <sub>THL</sub>		0.2 t <sub>PERIOD</sub>	ns	$t_{TLH}, t_{THL}$ < 1ns (max.) at 200 MHz, CBGA = 12 pF. The absolute max. value of $t_{TLH}, t_{TLH}$ is 10 ns regardless of clock frequency.
Duty Cycle	30	70	%	

### 7.5.2 HS200 Input Timing

#### Figure 7.4 HS200 Device Input Timing



#### Notes:

1.  $t_{ISU}$  and  $t_{IH}$  are measured at  $V_{IL(max.)}$  and  $V_{IH(min.)}$ .

2.  $V_{IH}$  denotes  $V_{IH(min.)}$ , and  $V_{IL}$  denotes  $V_{IL(max.)}$ .

#### Table 7.5 HS200 Device Input Timing


Symbol	Min.	Max.	Unit	Remark
t <sub>ISU</sub>	1.40	—	ns	$5 \text{ pF} \leq CBGA \leq 12 \text{ pF}$
t <sub>IH</sub>	0.8	—	ns	$5 \text{ pF} \leq CBGA \leq 12 \text{ pF}$



### 7.5.3 HS200 Output Timing

The t<sub>PH</sub> parameter is defined to allow device output delay to be longer than t<sub>PERIOD</sub>. t<sub>PH</sub> may have random phase relation to the clock upon initialization. The Host is ultimately responsible to find the optimal sampling point for the Device outputs, while switching to the HS200 mode.

The impact of a temperature drift ( $\Delta_{TPH}$ ) has to be taken into account when setting the sampling point. Output valid data window ( $t_{VW}$ ) is available regardless of the drift ( $\Delta_{TPH}$ ) while the position of data window varies by the drift.



#### Figure 7.5 HS200 Device Output Timing

Note:

1. V<sub>OH</sub> denotes V<sub>OH(min.)</sub>, and V<sub>OL</sub> denotes V<sub>OL(max.)</sub>.

Symbol	Min.	Max.	Unit	Notes
t <sub>PH</sub>	0	2	UI	Device output momentary phase from CLK input to CMD or DAT lines output. Does not include a long term temperature drift.
$\Delta_{TPH}$	-350 (ΔT = -20°C)	+1550 (ΔT = 90°C)	ps	Delay variation due to temperature change after tuning. Total allowable shift of output valid window ( $t_{VW}$ ) from last system Tuning procedure. $\Delta_{TPH}$ is 2600 ps for $\Delta T$ from -25°C to 125°C during operation.
t <sub>VW</sub>	0.575	—	UI	$\label{eq:t_VW} t_{VW} = 2.88 \mbox{ ns at } 200 \mbox{ MHz}.$ Host path may add Signal Integrity induced noise, skews, etc. Expected $t_{VW}$ at Host input is larger than 0.475 UI.


### Table 7.6 HS200 Device Output Timing

Note:

1. Unit Interval (UI) is one-bit nominal time (i.e. UI = 5 ns at 200 MHz).







### Implementation Guide:


- The host should avoid sampling errors that are caused by the  $\Delta_{TPH}$  drift.
- Tuning should be performed while the device wakes up after sleep.
- **Reducing operating frequency can help overcome the**  $\Delta_{\text{TPH}}$  drift.

## 7.6 Bus Timing Specification in HS400 Mode

### 7.6.1 HS400 Device Input Timing

The CMD input timing for HS400 mode is the same as CMD input timing for HS200 mode. Figure 7.7 and Table 7.4 show Device input timing.





#### Figure 7.7 HS400 Device Data Input Timing

#### Note:

1.  $V_T = 50\%$  of  $V_{CCQ}$ , indicates clock reference point for timing measurements.


Parameter	Symbol	Min	Мах	Unit	Remark
			Input CLK	•	
Cycle time data transfer mode	t <sub>PERIOD</sub>	5			200 MHz (max), between rising edges With respect to $\ensuremath{V_{T}}$
Slew rate	SR	1.125		V/ns	With respect to V <sub>IH</sub> /V <sub>IL</sub> .
Duty cycle distortion	<sup>t</sup> скосо	0.0	0.3	ns	Allowable deviation from an ideal 50% duty cycle. With respect to $V_{T}$ . Includes jitter, phase noise
Minimum pulse width	t <sub>CKMPW</sub>	2.2		ns	With respect to V <sub>T</sub> .
		Inpu	t DAT (referenced	to CLK)	
Input set-up time	t <sub>ISUddr</sub>	0.4		ns	$\label{eq:c_Device} \begin{split} & C_{Device} \leq 6 \ \text{pF} \\ & \text{With respect to } V_{IH} / V_{IL}. \end{split}$
Input hold time	t <sub>IHddr</sub>	0.4		ns	$\label{eq:c_Device} \begin{split} & C_{Device} \leq 6 \ \text{pF} \\ & \text{With respect to } V_{IH} / V_{IL}. \end{split}$
Slew rate	SR	1.125		V/ns	With respect to $V_{IH}/V_{IL}$ .

#### Table 7.7 HS400 Device Input Timing

### 7.6.2 HS400 Device Output Timing

The Data Strobe is used to read data in HS400 mode. The Data Strobe is toggled only during data read or CRC status response.





### Note:

 $V_T$  = 50% of  $V_{CCQ}$ , indicates clock reference point for timing measurements.

Parameter	Symbol	Min	Max	Unit	Remark
			Data Strobe	•	
Cycle time data transfer mode	t <sub>PERIOD</sub>	5			200 MHz (max), between rising edges With respect to $\ensuremath{V_T}$
Slew rate	SR	1.125		V/ns	With respect to $V_{OH}/V_{OL}$ and HS400 reference load
Duty cycle distortion	t <sub>DSDCD</sub>	0.0	0.2	ns	Allowable deviation from the input CLKduty cycle distortion ( $t_{CKDCD}$ ) With respect to $V_T$ Includes jitter, phase noise
Minimum pulse width	t <sub>DSMPW</sub>	2.0		ns	With respect to V <sub>T</sub>
Read pre-amble	t <sub>RPRE</sub>	0.4	_	t <sub>PERIOD</sub>	Max value is specified by manufacturer. Value up to infinite is valid
Read post-amble	t <sub>RPST</sub>	0.4	_	t <sub>PERIOD</sub>	Max value is specified by manufacturer. Value up to infinite is valid
Output DAT (referen	nced to Data Strobe	)	<u>.</u>		
Output skew	t <sub>RQ</sub>		0.4	ns	With respect to $V_{OH}\!/V_{OL}$ and HS400 reference load
Output hold skew	t <sub>RQH</sub>		0.4	ns	With respect to $V_{OH}/V_{OL}$ and HS400 reference load.
Slew rate	SR	1.125		V/ns	With respect to $V_{OH}\!/V_{OL}$ and HS400 reference load

#### Table 7.8 HS400 Device Output Timing



### Table 7.9 HS400 Capacitance and Resistors

Parameter	Symbol	Min	Мах	Unit
Pull-up resistance for CMD	R <sub>CMD</sub>	4.7	100	kΩ
Pull-up resistance for DAT0-7	R <sub>DAT</sub>	10	100	kΩ
Pull-down resistance for Data Strobe	R <sub>DS</sub>	10	100	kΩ
Internal pull up resistance DAT1-DAT7	R <sub>int</sub>	10	150	kΩ
Single Device capacitance	C <sub>Device</sub>		6	pF


Note:

1. Recommended maximum value is 30 k $\Omega$  for 1.2V and 50 k $\Omega$  for 1.8V interface supply voltages.



### 7.6.3 HS400 Device Command Output Timing

The Data Strobe is used to response of any command in HS400 mode.




#### Note:

 $V_T$  = 50% of  $V_{CCQ}$ , indicates clock reference point for timing measurements.

Parameter	Symbol	Min	Max	Unit	Remark
			Data Strob	e	·
Cycle time data transfer mode	t <sub>PERIOD</sub>	5			200 MHz (max), between rising edges With respect to $\mathrm{V}_\mathrm{T}$
Slew rate	SR	1.125		V/ns	With respect to $V_{OH} / V_{OL}$ and HS400 reference load
Duty cycle distortion	t <sub>DSDCD</sub>	0.0	0.2	ns	Allowable deviation from the input CLK duty cycle distortion ( $t_{CKDCD}$ ) With respect to $V_T$ Includes jitter, phase noise
Minimum pulse width	t <sub>DSMPW</sub>	2.0		ns	With respect to $V_{T}$
Read pre-amble	t <sub>RPRE</sub>	0.4	-	tPERIOD	Max value is specified by manufacturer. Value up to infinite is valid
Read post-amble	t <sub>RPST</sub>	0.4	-	tPERIOD	Max value is specified by manufacturer. Value up to infinite is valid
		CMD Respo	onse (reference	d to Data Strob	pe)
Output skew(CMD)	t <sub>RQ_CMD</sub>		0.4	ns	With respect to V <sub>OH</sub> /V <sub>OL</sub> and HS400 reference load
Output hold skew(CMD)	t <sub>RQH_CMD</sub>		0.4	ns	With respect to V <sub>OH</sub> /V <sub>OL</sub> and HS400 reference load
Slew rate	SR	1.125		V/ns	With respect to V <sub>OH</sub> /V <sub>OL</sub> and HS400 reference load



## 7.7 Signal Levels



## 7.8 Open-Drain Mode Bus Signal Level

### Table 7.10 Open-Drain Mode Bus Signal Level

Parameter	Symbol	Min.	Max.	Unit	Conditions
Output High Voltage	V <sub>OH</sub>	V <sub>CCQ</sub> -0.2		V	I <sub>OH</sub> = -100 μA
Output Low Voltage	V <sub>OL</sub>		0.3	V	I <sub>OLL</sub> = 2 mA

## 7.9 Push-Pull Mode Bus Signal Level — High Voltage e.MMC

Table 7 11	Push-Pull Mode Bus	Signal Level —	High Voltage e.MMC
	Fusil-Full Mode Dus	Signal Level —	Thyn vollage c.imivo

Parameter	Symbol	Min.	Max.	Unit	Conditions
Output High Voltage	V <sub>OH</sub>	0.75 * V <sub>CCQ</sub>		V	$I_{OH}$ = -100 µA at V <sub>CCQ</sub> min
Output Low Voltage	V <sub>OL</sub>		0.125 * V <sub>CCQ</sub>	V	$I_{OL}$ = 100 µA at V <sub>CCQ</sub> min
Input High Voltage	V <sub>IH</sub>	0.625 * V <sub>CCQ</sub>	V <sub>CCQ</sub> + 0.3	V	
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub> -0.3	0.25 * V <sub>CCQ</sub>	V	

## 7.10 Push-Pull Bus Signal Level — Dual Voltage e.MMC

#### Table 7.12 Push-Pull Bus Signal Level — Dual Voltage e.MMC

Parameter	Symbol	Min.	Max.	Unit	Conditions
Output High Voltage	V <sub>OH</sub>	V <sub>CCQ</sub> -0.45V		V	I <sub>OH</sub> = -2 mA
Output Low Voltage	V <sub>OL</sub>		0.45V	V	I <sub>OL</sub> = 2 mA
Input High Voltage	V <sub>IH</sub>	0.65 * V <sub>CCQ</sub>	V <sub>CCQ</sub> + 0.3	V	
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub> -0.3	0.35 * V <sub>CCQ</sub>	V	



## 8. DC Parameter

## 8.1 Supply Voltage

#### Table 8.1 Supply Voltage

Symbol	Min.	Max.	Unit
V <sub>CC</sub>	2.7	3.6	V
V	2.7	3.6	V
V <sub>CCQ</sub>	1.7	1.95	V
V <sub>SS</sub>	-0.5	0.5	V

## 8.2 Bus Operating Condition


### Table 8.2 Bus Operating Condition

Parameter	Min.	Max.	Unit
Peak Voltage on all lines	-0.5	V <sub>CCQ</sub> +0.5	V
Input Leakage Current (after changing the bus width and disconnecting the internal pull-up resistors)	-2	2	μΑ
Output Leakage Current (after changing the bus width and disconnecting the internal pull-up resistors)	-2	2	μΑ



## 9. Ordering Information

The ordering part number is formed by a valid combination of the following:



### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.


	Valid Combinations								
Device Family	Product Family	Density	Controller	Package Type	Temperature Range	Model Number	Packing Type	Firmware Version	Package Description
S40	FC	008	C2	B1	I	00	0, 3	00	BGA



## 10. Physical Diagram

## 10.1 VFBGA 153 — Package Dimensions 11.5 x 13 x 0.8 mm





PACKAGE		TBD 153		
JEDEC		MO-276		NOTE
DXE	13.00mm	n X 11.50mn	n PACKAGE	NOTE
SYMBOL	MIN.	NOM.	MAX.	
А	0.70		0.80	PROFILE
A1	0.17			BALL HEIGHT
D		13.00 BSC		BODY SIZE
Е		11.50 BSC		BODY SIZE
D1		6.50 BSC		MATRIX FOOTPRINT
E1		6.50 BSC		MATRIX FOOTPRINT
MD		14		MATRIX SIZE D DIRECTION
ME		14		MATRIX SIZE E DIRECTION
n		153		BALL COUNT
ØЬ	0.25	0.30	0.35	BALL DIAMETER
eE		0.50 BSC		BALL PITCH
eD		0.50 BSC		BALL PITCH
SD/SE		0.25 BSC		SOLDER BALL PLACEMENT
		E11-K11,L4-L 5-G9,H6-H9,J	,	DEPOPULATED SOLDER BALLS

#### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5-2009.
- THIS OUTLINE CONFORMS TO JEP 95, SECTION 4.6. 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JEP 95, SECTION 3, SPP-020. 3.
- 4.
- e REPRESENTS THE SOLDER BALL GRID PITCH. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. 5.
- SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. n IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX
- SIZE MD X ME. 6. DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A
- PLANE PARALLEL TO DATUM C.
- 7. SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW D OR SE = 0.000.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = e/2
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.
- TEST PADS MAY BE PRESENT BUT ARE NOT SHOWN. THEY ARE FOR 9 INTERNAL USE ONLY AND ARE NOT SOLDER BALLS.

TBD153-0.8/4.16.15



## 11. Document History Page

Document Title: S40FC008 Document Number: 002-01116				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**		MNADA	11/30/2020	Initial release